## IN THE CLAIMS

1. (Original) A semiconductor device, comprising:

a silicon layer;

an insulation layer formed on the silicon layer, wherein a partial portion of the insulation layer is opened to form a contact hole exposing a partial portion of the silicon layer;

an epitaxially grown titanium silicide layer having a phase of C49 and formed on the exposed silicon substrate disposed within the contact hole; and

a metal layer formed on an upper surface of the titanium silicide layer.

- 2. (Original) The semiconductor device as recited in claim 1, wherein the metal layer includes a titanium nitride barrier layer at a region contacting the titanium silicide layer to prevent diffusions of atoms between the metal layer and the silicon layer.
- 3. (Original) The semiconductor device as recited in claim 1, wherein the silicon layer and the titanium silicide layer have an orientation relationship as:

(060)[001]TiSi2 // (002)[110]Si.

- 4. (Original) The semiconductor device as recited in claim 1, wherein the silicon layer is a silicon substrate.
- 5. (Original) The semiconductor device as recited in claim 1, wherein the metal layer is made of metal used for any one of a bit line, an electrode of a capacitor, a contact plug and an interconnection wire.
  - 6. (Original) A semiconductor device, comprising:

ESH:kla -2-

a silicon substrate;

a device isolation layer locally formed in the silicon substrate and defining a field region and an active region;

a metal-oxide semiconductor (MOS) transistor formed in the active region of the silicon substrate and including a gate electrode and source/drain diffusion regions; and

a titanium silicide layer having a phase of C49 and being epitaxially grown on a surface of the silicon substrate disposed above each source/drain diffusion region.

7. (Original) The semiconductor device as recited in claim 6, wherein the silicon substrate and the titanium silicide layer have an orientation relationship as:

(060)[001]TiSi<sub>2</sub>// (002)[110]Si.

8. (Original) A method for fabricating a semiconductor device, comprising the steps of: providing a silicon substrate on which predetermined processes are completed; performing a plasma treatment to a surface of the silicon substrate in a gaseous atmosphere including nitrogen;

depositing a titanium layer on the silicon substrate by employing a physical vapor deposition (PVD) technique; and

causing the silicon substrate to react with the deposited titanium layer through the use of a thermal treatment to form an epitaxially grown titanium silicide layer having a phase of C49.

9. (Original) The method as recited in claim 8, wherein the plasma treatment is carried out by employing one of a nitrogen  $(N_2)$  plasma treatment and an ammonium  $(NH_3)$  plasma treatment.

ESH:kla -3-

- 10. (Original) The method as recited in claim 9, wherein the plasma treatment is carried out for about 30 seconds to about 60 seconds at a temperature ranging from about 400 °C to about 450 °C and a pressure ranging from about 3 Torr to about 5 Torr along with power ranging from about 400 W to about 500 W.
- 11. (Original) The method as recited in claim 8, wherein the PVD technique is an ion metal plasma (IMP) technique.
- 12. (Original) The method as recited in claim 8, wherein the thermal treatment performed in the atmosphere of nitrogen results in formation of a titanium nitride layer on a surface of the titanium layer.
- 13. (Original) The method as recited in claim 8, wherein the thermal treatment is one of a rapid thermal process (RTP) and a furnace annealing.
- 14. (Original) The method as recited in claim 12, wherein the thermal treatment is one of a rapid thermal process (RTP) and a furnace annealing.
- 15. (Original) The method as recited in claim 8, wherein the thermal treatment includes the steps of:

performing a first RTP at a temperature ranging from about 670 °C to about 850 °C for about 20 seconds to about 30 seconds; and

performing a second RTP at a temperature ranging from about 850°C to about 900 °C for about 20 seconds to about 30 seconds.

ESH:kla -4-

16. (Original) The method as recited in claim 12, wherein the thermal treatment includes the steps of:

performing a first RTP at a temperature ranging from about 670 °C to about 850 °C for about 20 seconds to about 30 seconds; and

performing a second RTP at a temperature ranging from about 850°C to about 900 °C for about 20 seconds to about 30 seconds.

- 17. (Original) The method as recited claim 8, further comprising the step of cleaning the silicon substrate prior to performing the plasma treatment.
- 18. (Original) The method as recited in claim 17, wherein the cleaning proceeds by employing one of a wet cleaning process using buffered oxide etchant (BOE) or hydrofluoric acid (HF) and a dry cleaning process using nitrogen trifluoride (NF<sub>3</sub>).
- 19. (Original) A method for fabricating a semiconductor device, comprising the steps of: forming a device isolation layer for defining a field region and an active region in a silicon substrate;

forming a transistor including source/drain diffusion regions in the active region of the silicon substrate;

performing a plasma treatment to the silicon substrate disposed above each source/drain region in a gaseous atmosphere including nitrogen;

depositing a titanium layer on the silicon substrate by employing a PVD technique; causing the silicon substrate to react with the deposited titanium layer through the use of a thermal treatment to form an epitaxially grown titanium silicide layer having a phase of C49; and

removing the non-reacted titanium layer.

ESH:kla -5-

- 20. (Original) The method as recited in claim 19, wherein the plasma treatment proceeds by employing one of a N<sub>2</sub> plasma treatment and a NH<sub>3</sub> plasma treatment.
- 21. (Original) The method as recited in claim 20, wherein the plasma treatment is carried out for about 30 seconds to about 60 seconds at a temperature ranging from about 400 °C to about 450 °C and a pressure ranging from about 3 Torr to about 5 Torr along with power ranging from about 400 W to about 500 W.
- 22. (Original) The method as recited in claim 19, wherein the thermal treatment includes the steps of:

performing a first RTP at a temperature ranging from about 670 °C to about 850 °C for about 20 seconds to about 30 seconds; and

performing a second RTP at a temperature ranging from about 850 °C to about 900 °C for about 20 seconds to about 30 seconds.

- 23. (Original) The method as recited in claim 19, further comprising the step of cleaning the silicon substrate in the source/drain diffusion regions prior to performing the plasma treatment by employing one of a wet cleaning process using BOE or HF and a dry cleaning process using NF3.
- 24. (Withdrawn) A method for fabricating a semiconductor device, comprising the steps of:

providing a silicon substrate in which predetermined processes are completed; and

ESH:kla -6-

flowing a source gas of Ti and a reduction gas to epitaxially grow a titanium silicide layer having a phase of C49 by using a chemical vapor deposition (CVD) technique using a surface reaction with the silicon substrate and a vapor reaction.

- 25. (Withdrawn) The method as recited in claim 24, wherein the CVD technique uses titanium tetrachloride (TiCl<sub>4</sub>) and hydrogen (H<sub>2</sub>) as a deposition gas.
- 26. (Withdrawn) The method as recited in claim 24, wherein the CVD technique uses titanium tetrachloride (TiCl<sub>4</sub>), hydrogen (H<sub>2</sub>) and silane (SiH<sub>4</sub>) as a deposition gas.
- 27. (Withdrawn) The method as recited in claim 24, wherein the CVD technique uses TiCl<sub>4</sub> and SiH<sub>4</sub> as a deposition gas.
- 28. (Withdrawn) The method as recited in claim 25, wherein the employed CVD technique is a plasma enhanced chemical vapor deposition (PECVD) technique carried out at a temperature ranging from about 550 °C to about 800 °C and a pressure ranging from about 1 Torr to about 20 Torr along with power ranging from about 200 W to about 800 W.
- 29. (Withdrawn) The method as recited in claim 26, wherein the employed CVD technique is a PECVD technique carried out at a temperature ranging from about 550 °C to about 800 °C and a pressure ranging from about 1 Torr to about 20 Torr along with power ranging from about 200 W to about 800 W.
- 30. (Withdrawn) The method as recited in claim 27, wherein the employed CVD technique is a plasma enhanced chemical vapor deposition (PECVD) technique carried out at a

ESH:kla -7-

temperature of about 550 °C to about 800 °C and a pressure of about 1 Torr to about 20 Torr with supplied power of about 200 W to about 800 W.

- 31. (Withdrawn) The method as recited in claim 24, further comprising the step of cleaning the silicon substrate by employing one of a wet cleaning process using BOE or HF and a dry cleaning process using NF<sub>3</sub>.
- 32. (Withdrawn) A method for fabricating a semiconductor device, comprising the steps of:
- (a) loading a silicon substrate to which predetermined processes are completed in a chamber for an atomic layer deposition (ALD) technique;
  - (b) flowing a source gas of titanium into the chamber;
  - (c) purging the non-reacted source gas of titanium from the chamber;
  - (d) flowing a reduction gas into the chamber;
  - (e) purging the reaction gas from the chamber; and
- (f) repeating the steps (a) to (e) a sufficient number of times to form an epitaxially grown titanium silicide layer having a phase of C49 by employing the ALD technique.
- 33. (Withdrawn) The method as recited in claim 32, wherein the source gas of titanium includes TiCl<sub>4</sub> and the reduction gas includes H<sub>2</sub> or SiH<sub>4</sub>.
- 34. (Withdrawn) The method as recited in claim 32, wherein the ALD technique is carried out at a temperature ranging from about 400 °C to about 700 °C and a pressure ranging from about 0.1 Torr to about 10 Torr.

ESH:kla -8-

35. (Withdrawn) The method as recited in claim 32, wherein the ALD technique uses a plasma.

36. (Withdrawn) The method as recited in claim 32, further comprising the step of cleaning the silicon substrate by employing one of a wet cleaning process using BOE or HF and a dry cleaning process using NF<sub>3</sub>.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN

Date:  $4/\sim$  , 2005

By:

Eric S. Hyman Reg. No. 30,139

12400 Wilshire Boulevard Seventh Floor Los Angeles, California 90025 (310) 207-3800 **CERTIFICATE OF MAILING** 

I hereby certify that this correspondence is being deposited with the United States Postal Service as

first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 14504

Alexandria, VA 22313,1450 on \_

Kumiko Alexander

-9-